" An Embedded DRAM Memory Architecture and its Prototype Implementation in Programmable Logic.POMPES PAR TRANSITIONS MULTIPLES "