ANALYSIS OF TAPERING SCHEMES FOR HIGH SPEED CMOS CIRCUITS

منو

" ANALYSIS OF TAPERING SCHEMES FOR HIGH SPEED CMOS CIRCUITS "

Document Type	:	Latin Dissertation
Language of Document	:	English
Record Number	:	149031
Doc. No	:	ET20823
Main Entry	:	NILESH PANDYA
Title Proper	:	ANALYSIS OF TAPERING SCHEMES FOR HIGH SPEED CMOS CIRCUITS
Note	:	This document is digital این مدرک بصورت الکترونیکی می باشد
Abstract	:	Many CMOS logic circuits consist of MOSFETS connected in series between powersupply and ground. These stacked MOSFETS degrade the overall performance of thecircuit. To improve the performance, transistor sizing technique is widely used. It reducesthe delay, area and power dissipation of the circuit.Tapering.
Subject	:	Electericl tess
	:	برق
electronic file name	:	TL43968.pdf
Title and statement of responsibility and	:	ANALYSIS OF TAPERING SCHEMES FOR HIGH SPEED CMOS CIRCUITS [Thesis]