| Abstract
|
:
|
As integrated circuits are becoming more dense and complex, the simulationspeed has become a bottleneck in the verification process. Verification engineers are inneed of some simulation techniques that can speed up the process.In this thesis, I present a framework to optimize the simulation time, by.
|