A System-on-a Chip Testing Methodology.POMPES PAR TRANSITIONS MULTIPLES

منو

" A System-on-a Chip Testing Methodology.POMPES PAR TRANSITIONS MULTIPLES "

Document Type	:	Latin Dissertation
Language of Document	:	English
Record Number	:	154302
Doc. No	:	ET26094
Main Entry	:	Dhruv Biswas
Title Proper	:	A System-on-a Chip Testing Methodology.POMPES PAR TRANSITIONS MULTIPLES
Note	:	This document is digital این مدرک بصورت الکترونیکی می باشد
Abstract	:	In this thesis, we present a system-on-a chip testing methodology. The system consists ofa wrapper, test access mechanism and the cores under test. The cores include the ISCASsequential and combinational benchmark circuits. At the gate level, stuck at fault modelis used to detect faults. The wrapper separates the circuit under test from other cores. The.
Subject	:	Electericl tess
	:	برق
electronic file name	:	TL50367.pdf
Title and statement of responsibility and	:	A System-on-a Chip Testing Methodology.POMPES PAR TRANSITIONS MULTIPLES [Thesis]