" A Performance Study of System-on-Chip Network Processor ArchitecturePOMPES PAR TRANSITIONS MULTIPLES "