" Optimized Hardware Implementation of SMALL in Field Programmable Gate ArraysPOMPES PAR TRANSITIONS MULTIPLES "