Design and Implementation of a 16kbit l T 1 C Ferroelectric Random Access Memory TestchipPOMPES PAR TRANSITIONS MULTIPLES

منو

" Design and Implementation of a 16kbit l T 1 C Ferroelectric Random Access Memory TestchipPOMPES PAR TRANSITIONS MULTIPLES "

Document Type	:	Latin Dissertation
Language of Document	:	English
Record Number	:	152661
Doc. No	:	ET24453
Main Entry	:	Joseph Wai-Kit Siu
Title Proper	:	Design and Implementation of a 16kbit l T 1 C Ferroelectric Random Access Memory TestchipPOMPES PAR TRANSITIONS MULTIPLES
Note	:	This document is digital این مدرک بصورت الکترونیکی می باشد
Abstract	:	This thesis presents design and implementation of a novel reference generation scheme and acurrent-steering sense amplifier. The reference generation scheme balances fatigue amongmemory cell capacitors and reference cell capacitors on the same row The sense amplifier designallows a reference current to be shared among eight adjacent columns in the memory array..
Subject	:	Electericl tess
	:	برق
electronic file name	:	TL48660.pdf
Title and statement of responsibility and	:	Design and Implementation of a 16kbit l T 1 C Ferroelectric Random Access Memory TestchipPOMPES PAR TRANSITIONS MULTIPLES [Thesis]