High-speed Viterbi Decoder Design And Implementation With FPGAPOMPES PAR TRANSITIONS MULTIPLES

منو

" High-speed Viterbi Decoder Design And Implementation With FPGAPOMPES PAR TRANSITIONS MULTIPLES "

Document Type	:	Latin Dissertation
Language of Document	:	English
Record Number	:	152479
Doc. No	:	ET24271
Main Entry	:	Jian Lin
Title Proper	:	High-speed Viterbi Decoder Design And Implementation With FPGAPOMPES PAR TRANSITIONS MULTIPLES
Note	:	This document is digital این مدرک بصورت الکترونیکی می باشد
Abstract	:	This thesis describes a design and implementation of a Viterbi decoder usingFPGA technology.We use the sliding block filtering concept, the pipeline interleaving technique andthe forward processing method to construct the design. We use VHDL to describe thedesign, Synopsys tools to synthesize it and Xilinx tools to target the design to anXVC300-8 device,Besides the above, the principle of the Viterbi Algorithm, two kinds of structuresof the Viterbi decoder, VHDL coding style, a high level synthesis strategy and themethodologies of FPGA design are briefly discussed.We also present complete source code, scripts and reports for this design inappendixes..
Subject	:	Electericl tess
	:	برق
electronic file name	:	TL48476.pdf
Title and statement of responsibility and	:	High-speed Viterbi Decoder Design And Implementation With FPGAPOMPES PAR TRANSITIONS MULTIPLES [Thesis]