خط مشی دسترسیدرباره ما
ثبت نامثبت نام
راهنماراهنما
فارسی
ورودورود
صفحه اصلیصفحه اصلی
جستجوی مدارک
تمام متن
منابع دیجیتالی
رکورد قبلیرکورد بعدی
Document Type : Latin Dissertation
Language of Document : English
Record Number : 151690
Doc. No : ET23482
Main Entry : I-Nin Liu. Ph.D.
Title Proper : Algorithms for Interconnect Planning and Optimization in Deep-Submicron VLSI Design
Note : This document is digital این مدرک بصورت الکترونیکی می باشد
Abstract : In this dissertation. we focus on the problcnls rrlatecl ro interconnect opti-mization and planning in deep-submicron (DSSI) YLSI design.We first address the problem of chip-level timing optimization by bufferinsertion on global wires. K e propose an approach which considers all globalnets simultaneously to take advantage of slacks on noncritical nets. K c for-nudate the problem as a constrairietl optimization problem. \vhere buffer areais the objective function to be minimizecl and timing specifications are theconstraints. We transform this problem into a series of subproblerrls usingLagrangian relasation wherein the consrraints are dropped out and added aspenalties to the objective function. K e show that each subproblem can be......-....,....-...,..tested for theQ1 PC1 bus cardBoth these projects mere sofixare des elopment efforts tonards contributing to dlfferentaspects of Roboucs and lZ1echatronics projects m the Controls and Roboucs Group..
Subject : Electericl tess
: برق
electronic file name : TL46723.pdf
Title and statement of responsibility and : Algorithms for Interconnect Planning and Optimization in Deep-Submicron VLSI Design [Thesis]
 
 
 
(در صورت عدم وضوح تصویر اینجا را کلیک نمایید)