ARCHITECTURAL LEVEL POWER ESTIMATION AND EXPERIMENTATION

دانشگاه آزاد اسلامی اصفهان(خوراسگان)

منو

رکورد قبلی

رکورد بعدی

" ARCHITECTURAL LEVEL POWER ESTIMATION AND EXPERIMENTATION "

Document Type	:	Latin Dissertation
Language of Document	:	English
Record Number	:	151400
Doc. No	:	ET23192
Main Entry	:	w u Ye
Title Proper	:	ARCHITECTURAL LEVEL POWER ESTIMATION AND EXPERIMENTATION
Note	:	This document is digital این مدرک بصورت الکترونیکی می باشد
Abstract	:	With the emergence of a plethora of embedded and portable applications andever increasing integration levels. power dissipatiori of integrated circuits has moved tothe forefront as a design constraint. Recefit years have also seen a significant trendtowards designs starting at the architectural (or RT) level. Those derliand accurate yetfast RT level power estimation met hodologies and tools. This thesis addresses issues andexperiments associate with architectural level power estimation..An executiori driven. cycle-accurate RT level power sinidator. SinaplePower. wasdeveloped using transition-sensitive energy niodels. It is b a e d on the architect lire ofa five-stagc pipelirieci FUSC datapath for both 0.35pm and 0.8prn technology arid car1execute the integer subset of the instruct iori set of SimpleScular. SinaplePower measuresthe energy consuriied in the datapath. memory and on-chip buses. During the develop-ment of SimplePower. a partitioning po.wer modeliny technique was proposed to modelthe energy consumed in complex furictional units. The accuracy of this technique wasvalidated with HSPICE silriulation results for a register....-....,....-...,..tested for theQ1 PC1 bus cardBoth these projects mere sofixare des elopment efforts tonards contributing to dlfferentaspects of Roboucs and lZ1echatronics projects m the Controls and Roboucs Group..
Subject	:	Electericl tess
	:	برق
electronic file name	:	TL46428.pdf
Title and statement of responsibility and	:	ARCHITECTURAL LEVEL POWER ESTIMATION AND EXPERIMENTATION [Thesis]