منو
رکورد قبلیرکورد بعدی

" Low Latency Turbo Decoders "


Document Type : Latin Dissertation
Language of Document : English
Record Number : 151273
Doc. No : ET23065
Main Entry : Georgios D. Dimou
Title Proper : Low Latency Turbo Decoders
Note : This document is digital این مدرک بصورت الکترونیکی می باشد
Abstract : The purpose of this thesis is to evaluate the feasibility of a VLSlimplementation of a low-latency TURBO decoder, based on the Tree-SISO (i-e. Soft-In/Soft-Out) proposed by professors Peter Beerel and Keith Chugg. Severaldifferent variations of the Tree-SISO architecture were evaluated. Basic circuitcomponents were designed and simulated to provide information for a first-orderperformance evaluation and size estimation of the proposed designs. An alternativesolution is also proposed to deal with certain limitations facing these designs.The Tree-SISO architecture is an attempt to exploit parallelism in thedecoding process of data encoded using TURBO codes. It employs tree-structures.-....,....-...,..tested for theQ1 PC1 bus cardBoth these projects mere sofixare des elopment efforts tonards contributing to dlfferentaspects of Roboucs and lZ1echatronics projects m the Controls and Roboucs Group..
Subject : Electericl tess
: برق
electronic file name : TL46299.pdf
Title and statement of responsibility and : Low Latency Turbo Decoders [Thesis]
http://localhost/site/catalogue/151273
آدرس ثابت
پیوستها
عنوان :
نام فایل :
نوع عام محتوا :
نوع ماده :
فرمت :
سایز :
عرض :
طول :
TL46299.pdf
TL46299.pdf
پایان نامه لاتین
متن
application/octet-stream
2.56 MB
85
85
نمایش
نظرسنجی