خط مشی دسترسیدرباره ما
ثبت نامثبت نام
راهنماراهنما
فارسی
ورودورود
صفحه اصلیصفحه اصلی
جستجوی مدارک
تمام متن
منابع دیجیتالی
رکورد قبلیرکورد بعدی
Document Type : Latin Dissertation
Language of Document : English
Record Number : 151139
Doc. No : ET22931
Main Entry : KARTEEK CHADA
Title Proper : DESIGN AND DELAY ANALYSIS OF A MULTIPtEXElR BASED ARRAY MULTIPLIER
Note : This document is digital این مدرک بصورت الکترونیکی می باشد
Abstract : A new algorithm for the multiplication of two n-bit numbers on the synchronouscomputation of partial sums of the two operands is studied. The new algorithm permitsefficient realization of the parallel multiplication using iterative arrays with multiplexeras one of its main component along with fU-adder. Multiplier arrays for the newtechnique and conventional array are constructed and simulated in P-Spice. This thesisinvestigates and compares the delays of multiplexer based array multiplier andconventional array multiplier. The new multiplier obtained has low circuit complexitypermitting high-speed operation and the interconnections of the cells are regular, wellsuited for VLSI redization,...,....-...,..tested for theQ1 PC1 bus cardBoth these projects mere sofixare des elopment efforts tonards contributing to dlfferentaspects of Roboucs and lZ1echatronics projects m the Controls and Roboucs Group..
Subject : Electericl tess
: برق
electronic file name : TL46159.pdf
Title and statement of responsibility and : DESIGN AND DELAY ANALYSIS OF A MULTIPtEXElR BASED ARRAY MULTIPLIER [Thesis]
 
 
 
(در صورت عدم وضوح تصویر اینجا را کلیک نمایید)