خط مشی دسترسیدرباره ما
ثبت نامثبت نام
راهنماراهنما
فارسی
ورودورود
صفحه اصلیصفحه اصلی
جستجوی مدارک
تمام متن
منابع دیجیتالی
رکورد قبلیرکورد بعدی
Document Type : Latin Dissertation
Language of Document : English
Record Number : 150931
Doc. No : ET22723
Main Entry : RAVIKISHAN ERR1 RAVISHANKAR
Title Proper : PERFORMANCE ANALYSIS OF COMPUTATION SPEEDUP IN DELAY INSENSITIVE DUAL RAIL LOGIC CIRCUITS
Note : This document is digital این مدرک بصورت الکترونیکی می باشد
Abstract : Integer addition is one of the most important operations in digital computer systemsbecause the performance of the processor is significantly influenced by the speed of theiradders. This thesis intends to implement a delay insensitive carry-look ahead adder usingdual rail logic and to compare its performance with that of a ordinary carry-look aheadadder.,....-...,..tested for theQ1 PC1 bus cardBoth these projects mere sofixare des elopment efforts tonards contributing to dlfferentaspects of Roboucs and lZ1echatronics projects m the Controls and Roboucs Group..
Subject : Electericl tess
: برق
electronic file name : TL45949.pdf
Title and statement of responsibility and : PERFORMANCE ANALYSIS OF COMPUTATION SPEEDUP IN DELAY INSENSITIVE DUAL RAIL LOGIC CIRCUITS [Thesis]
 
 
 
(در صورت عدم وضوح تصویر اینجا را کلیک نمایید)