VLSI ARCHITECTUlRE FOR A 1 &BIT MULTIPLY-ACCUMULATOR (MAC) OPERATING IN MULTIPLICATION TIME

منو

" VLSI ARCHITECTUlRE FOR A 1 &BIT MULTIPLY-ACCUMULATOR (MAC) OPERATING IN MULTIPLICATION TIME "

Document Type	:	Latin Dissertation
Language of Document	:	English
Record Number	:	150929
Doc. No	:	ET22721
Main Entry	:	ANANT YOGESHWAR CHITARI
Title Proper	:	VLSI ARCHITECTUlRE FOR A 1 BIT MULTIPLY-ACCUMULATOR (MAC) OPERATING IN MULTIPLICATION TIME
Note	:	This document is digital این مدرک بصورت الکترونیکی می باشد
Abstract	:	Multiply-Accumulate is an important and expensive operation. It is frequently used inDigital Signal Processing and videdgraphics applications. As a result. any improvementin the delay for peiforming this operation c m have a positive impact on clock speed,~nstruction time and processor performance. This thesis shows Low the performance of aparallel multiplier is improved. and how the application of recent innovations in theparallel multiplier can be used to design Multiply-Accumulators. This application resultsIn Mutiply-Accumulators that are as fast as multipliers of the same size.,....-...,..tested for theQ1 PC1 bus cardBoth these projects mere sofixare des elopment efforts tonards contributing to dlfferentaspects of Roboucs and lZ1echatronics projects m the Controls and Roboucs Group..
Subject	:	Electericl tess
	:	برق
electronic file name	:	TL45947.pdf
Title and statement of responsibility and	:	VLSI ARCHITECTUlRE FOR A 1 BIT MULTIPLY-ACCUMULATOR (MAC) OPERATING IN MULTIPLICATION TIME [Thesis]