منو
رکورد قبلیرکورد بعدی

" Swathi Taniore Gururnani "


Document Type : Latin Dissertation
Language of Document : English
Record Number : 150608
Doc. No : ET22400
Main Entry : Daniel A. Davis
Title Proper : Swathi Taniore Gururnani
Note : This document is digital این مدرک بصورت الکترونیکی می باشد
Abstract : This thesis describes the major architecture features of an instruction setprocessor architecture that has been specifically developed to support the CommunicatingSequential Processes (CSP) paradigm. The processor architecture is fully described as anIntellectual Property (IP) soft core written in the V L hardware description languagewhere it can be used to create a single chip parallel processing environment, usingcommercially off the shelf, Field Programmable Gate Array (FPCA) technology. Unlikeother such IP cores that are present in the market place, this CSP-style core processorincorporates instruction set support for low latency high bandwidth synchronous messagepassing between similar core processors that reside within the same integrated circuit...-...,..tested for theQ1 PC1 bus cardBoth these projects mere sofixare des elopment efforts tonards contributing to dlfferentaspects of Roboucs and lZ1echatronics projects m the Controls and Roboucs Group..
Subject : Electericl tess
: برق
electronic file name : TL45610.pdf
Title and statement of responsibility and : Swathi Taniore Gururnani [Thesis]
http://localhost/site/catalogue/150608
آدرس ثابت
پیوستها
عنوان :
نام فایل :
نوع عام محتوا :
نوع ماده :
فرمت :
سایز :
عرض :
طول :
TL45610.pdf
TL45610.pdf
پایان نامه لاتین
متن
application/octet-stream
5.55 MB
85
85
نمایش
نظرسنجی