A MEDIUM-GRAIN RECONFIGURABLE ARCHITECTURE FOR DIGITAL SIGNAL PROCESSING

دانشگاه آزاد اسلامی اصفهان(خوراسگان)

منو

رکورد قبلی

رکورد بعدی

" A MEDIUM-GRAIN RECONFIGURABLE ARCHITECTURE FOR DIGITAL SIGNAL PROCESSING "

Document Type	:	Latin Dissertation
Language of Document	:	English
Record Number	:	150007
Doc. No	:	ET21799
Main Entry	:	MITCHELL JOHN MYJAK
Title Proper	:	A MEDIUM-GRAIN RECONFIGURABLE ARCHITECTURE FOR DIGITAL SIGNAL PROCESSING
Note	:	This document is digital این مدرک بصورت الکترونیکی می باشد
Abstract	:	Reconfigurable hardware has become an attractive option for implementing digital signalprocessing, especially in systems that require both high performance and flexibility. Fieldprogrammablegate arrays use fine-grain cells that implement simple logic functions. Someproposed reconfigurable devices use coarse-grain cells that perform 16-bit or 32-bit operations.A third alternative is to use medium-grain cells with a word length of 4 or 8 bits. Thisapproach combines high flexibility with inherent support for word-length computations.This dissertation presents a novel medium-grain reconfigurable architecture for digitalsignal processing. The basic cell contains an array of small lookup tables, or ب‍elementsپ,that operate in two modes. In memory mode, the elements act as a random-access memory.In mathematics mode, the elements perform 4-bit arithmetic...tested for theQ1 PC1 bus cardBoth these projects mere sofixare des elopment efforts tonards contributing to dlfferentaspects of Roboucs and lZ1echatronics projects m the Controls and Roboucs Group..
Subject	:	Electericl tess
	:	برق
electronic file name	:	TL44984.pdf
Title and statement of responsibility and	:	A MEDIUM-GRAIN RECONFIGURABLE ARCHITECTURE FOR DIGITAL SIGNAL PROCESSING [Thesis]