Analysis and Optimization under Crosstalk and Variability in Deep Sub-Micron VLSI Circuits

دانشگاه آزاد اسلامی اصفهان(خوراسگان)

منو

رکورد قبلی

رکورد بعدی

" Analysis and Optimization under Crosstalk and Variability in Deep Sub-Micron VLSI Circuits "

Document Type	:	Latin Dissertation
Language of Document	:	English
Record Number	:	149955
Doc. No	:	ET21747
Main Entry	:	Debjit Sinha
Title Proper	:	Analysis and Optimization under Crosstalk and Variability in Deep Sub-Micron VLSI Circuits
Note	:	This document is digital این مدرک بصورت الکترونیکی می باشد
Abstract	:	With very large scale integrated (VLSI) circuit fabrication entering the deep sub-micron era,devices are scaled down to ner geometries, clocks are run at higher frequencies, and morefunctionality is integrated into one chip. All these bring a great promise of \system-on-achip",but also introduce challenging new issues in the design process.As a result of the increasing frequency and density, coupling eects or crosstalk betweenneighboring wires are increased. These eects can cause functionality and timing failures ina circuit. The dynamic power consumption in charging or discharging coupling capacitancesis timing dependent, and contributes signicantly to a circuit's power consumption. Inaddition, manufacturing process variations (e.g. VT , Le), and environmental variations (e.g.Vdd, Temperature) contribute to uncertainties that deeply impact the timing characteristicsof a circuit. This variability makes timing verication, and consequently, timing driven circuitoptimization extremely dicult. Although..tested for theQ1 PC1 bus cardBoth these projects mere sofixare des elopment efforts tonards contributing to dlfferentaspects of Roboucs and lZ1echatronics projects m the Controls and Roboucs Group..
Subject	:	Electericl tess
	:	برق
electronic file name	:	TL44929.pdf
Title and statement of responsibility and	:	Analysis and Optimization under Crosstalk and Variability in Deep Sub-Micron VLSI Circuits [Thesis]