خط مشی دسترسیدرباره ما
ثبت نامثبت نام
راهنماراهنما
فارسی
ورودورود
صفحه اصلیصفحه اصلی
جستجوی مدارک
تمام متن
منابع دیجیتالی
رکورد قبلیرکورد بعدی
Document Type : Latin Dissertation
Language of Document : English
Record Number : 149947
Doc. No : ET21739
Main Entry : ARAVINDH VENKATASESHADRI ANANTARAMAN
Title Proper : ANALYSIS-MANAGED PROCESSOR (AMP): EXCEEDING THE COMPLEXITY LIMIT IN SAFE-REAL-TIME SYSTEMS
Note : This document is digital این مدرک بصورت الکترونیکی می باشد
Abstract : Safe-real-time systems need tasksب worst-case execution times (WCETs) to guaranteedeadlines. With increasing microarchitectural complexity, the analysis required to deriveWCETs is becoming complicated and, in some cases, intractable. Thus, complexmicroarchitectural features are discouraged in safe-real-time systems.My thesis is that microarchitectural complexity is viable in safe-real-timesystems, if control is provided over this complexity. I propose..tested for theQ1 PC1 bus cardBoth these projects mere sofixare des elopment efforts tonards contributing to dlfferentaspects of Roboucs and lZ1echatronics projects m the Controls and Roboucs Group..
Subject : Electericl tess
: برق
electronic file name : TL44921.pdf
Title and statement of responsibility and : ANALYSIS-MANAGED PROCESSOR (AMP): EXCEEDING THE COMPLEXITY LIMIT IN SAFE-REAL-TIME SYSTEMS [Thesis]
 
 
 
(در صورت عدم وضوح تصویر اینجا را کلیک نمایید)