Hardware Techniques to Reduce Communication Costs in Multiprocessors

منو

" Hardware Techniques to Reduce Communication Costs in Multiprocessors "

Document Type	:	Latin Dissertation
Language of Document	:	English
Record Number	:	148831
Doc. No	:	ET20623
Main Entry	:	Jaehyuk Huh, B.S., M.S.
Title Proper	:	Hardware Techniques to Reduce Communication Costs in Multiprocessors
Note	:	This document is digital این مدرک بصورت الکترونیکی می باشد
Abstract	:	This dissertation explores techniques for reducing the costs of inter-processorcommunication in shared memory multiprocessors (MP). We seek to improve MPperformance by enhancing three aspects of multiprocessor cache designs: miss reduction,low communication latency, and high coherence bandwidth. In this dissertation,we propose three techniques to enhance the three factors: shared non-uniformcache architecture, coherence decoupling, and subspace snooping..
Subject	:	Electericl tess
	:	برق
electronic file name	:	TL43763.pdf
Title and statement of responsibility and	:	Hardware Techniques to Reduce Communication Costs in Multiprocessors [Thesis]